微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > 初次实践LVS,欢迎大家分享下经验这是哪里错了

初次实践LVS,欢迎大家分享下经验这是哪里错了

时间:10-02 整理:3721RD 点击:
CELL COMPARISON RESULTS ( TOP LEVEL )
##########################
# ###
##NOT COMPARED#
# ###
##########################
Error:Different numbers of ports (see below).
Error:Power net missing in layout. Ground net missing in layout.
LAYOUT CELL NAME:chip_finish_final
SOURCE CELL NAME:sts_rx_cdr_6g25
--------------------------------------------------------------------------------------------------------------
INITIAL NUMBERS OF OBJECTS
--------------------------
LayoutSourceComponent Type
--------------------------
Ports:219234*
Nets:1619728432*
Instances:1659214863*MN (4 pins)
1660914863*MP (4 pins)
460*D (2 pins)
0146*ENDCAP_ROW_12TR31 (2 pins)
01191*F_FILL2_12TR31 (2 pins)
------------
Total Inst:3324731063
NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------
LayoutSourceComponent Type
--------------------------
Ports:219233*
Nets:959322594*
Instances:46114611MN (4 pins)
44514451MP (4 pins)
0146*ENDCAP_ROW_12TR31 (2 pins)
01191*F_FILL2_12TR31 (2 pins)
0145*SPDW_2_1 (4 pins)
04*SPDW_2_1_1 (5 pins)
016*SPDW_2_2 (5 pins)
015*SPDW_2_2_1 (6 pins)
05*SPDW_2_2_2 (7 pins)
018*SPDW_3_1 (5 pins)
01*SPDW_3_2 (6 pins)
022*SPDW_3_3 (7 pins)
0145*SPUP_2_1 (4 pins)
01*SPUP_2_1_1 (5 pins)
047*SPUP_2_2 (5 pins)
014*SPUP_2_2_1 (6 pins)
014*SPUP_2_2_2 (7 pins

还有一段没粘上,
140*SPMP_2_2_1 (7 pins)
140*SPMP_2_2_2 (8 pins)
170*SPMP_3_1 (6 pins)
40*SPMP_3_2 (7 pins)
11SPMN(((2*1)+1)*1) (7 pins)
33SPMN((2+1)*1) (6 pins)
33SPMP((2+1)*1) (6 pins)
602995*_invb (6 pins)
19860*_invv (4 pins)
25182*_invx2b (6 pins)
2710*_invx2v (4 pins)
10*_invx3b (6 pins)
1590*_invx3v (4 pins)
440*_invx4v (4 pins)
40*_invx5v (4 pins)
40*_invx6v (4 pins)
30*_invx7v (4 pins)
07*_mx2b (8 pins)
70*_mx2v (6 pins)
2674*_nand2b (7 pins)
6720*_nand2v (5 pins)
06*_nand3b (8 pins)
60*_nand3v (6 pins)
011*_nand4b (9 pins)
110*_nand4v (7 pins)
6424*_nor2b (7 pins)
4180*_nor2v (5 pins)
06*_nor3b (8 pins)
60*_nor3v (6 pins)
03*_nor4b (9 pins)
30*_nor4v (7 pins)
01*_pdw2b (5 pins)
10*_pmn2v (4 pins)
90*_pmp2v (4 pins)
09*_pup2b (5 pins)
01791*_sdw2b (5 pins)
17910*_smn2v (4 pins)
044*_smn3b (6 pins)
440*_smn3v (5 pins)
561550*_smp2b (5 pins)
14940*_smp2v (4 pins)
2241*_smp3b (6 pins)
2390*_smp3v (5 pins)
02*_xr2b (7 pins)
20*_xr2v (5 pins)
------------
Total Inst:1686318820

* = Number of objects in layout different from number in source.

**************************************************************************************************************
INFORMATION AND WARNINGS
**************************************************************************************************************

o Statistics:
1 passthrough source net was deleted.
46 layout instances were filtered and their pins removed from adjoining nets.
5056 layout mos transistors were reduced to 1557.179 connecting nets were deleted.
3149 mos transistors were deleted by parallel reduction.
350 mos transistors and 179 connecting nets were deleted by split-gate reduction.
48 source mos transistors were reduced to 24.
24 mos transistors were deleted by parallel reduction.
32 source nets had all their pins removed and were deleted.

Power net missing in layout. Ground net missing in layout.

power and ground shorts may be the cause of net missing

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top