微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > calibre lvs problem

calibre lvs problem

时间:10-02 整理:3721RD 点击:
在做lvs的时候,calibre会把并联或者串联的mos管合并。
怎么关闭这个功能?




如果把上下量两排管子交换calibre查不出来,郁闷

VARIABLE POWER_NAME "?VDD?" "?vdd?"
VARIABLE GROUND_NAME "?VSS?" "?GND?" "?vss?" "?gnd?"
LVS POWERNAME POWER_NAME
LVS GROUND NAME GROUND_NAME
LVS RECOGNIZE GATESNONE
VIRTUAL CONNECT COLONNO
LVS ABORT ON SOFTCHKNO
LAYOUT CASEYES
SOURCE CASEYES
LVS COMPARE CASEYES
LVS REPORT MAXIMUM50
LVS PROPERTY RESOLUTION MAXIMUM32
LVS IGNORE PORTSNO
LVS CHECK PORT NAMESYES
LVS CELL SUPPLYNO
LVS IGNORE TRIVIAL NAMED PORTSNO
LVS BUILTIN DEVICE PIN SWAPYES
LVS ALL CAPACITOR PINS SWAPPABLENO
LVS DISCARD PINS BY DEVICENO
LVS SOFT SUBSTRATE PINSNO
LVS INJECT LOGICYES
LVS EXPAND UNBALANCED CELLSYES
LVS EXPAND SEED PROMOTIONSNO
LVS PRESERVE PARAMETERIZED CELLSNO
LVS GLOBALS ARE PORTSYES
LVS REVERSE WLNO
LVS SPICE PREFER PINSNO
LVS SPICE SLASH IS SPACEYES
LVS SPICE ALLOW FLOATING PINSYES
LVS SPICE ALLOW UNQUOTED STRINGSNO
LVS SPICE CONDITIONAL LDDNO
LVS SPICE CULL PRIMITIVE SUBCIRCUITSNO
LVS SPICE IMPLIED MOS AREANO
LVS SPICE OVERRIDE GLOBALSNO
LVS SPICE REDEFINE PARAMNO
LVS REDUCE SPLIT GATESNO///###changeadd this for check same nodes missing net.20150624
LVS SPICE REPLICATE DEVICESYES///###changeadd this for check same nodes missing net.20150624
LVS REDUCE PARALLEL MOSNO
LVS SPICE SCALE X PARAMETERSNO
LVS SPICE STRICT WLNO
LVS STRICT SUBTYPESNO
LVS EXACT SUBTYPESNO
LVS DOWNCASE DEVICENO
LVS REPORT OPTIONA
//VIRTUAL CONNECT NAME "?VDD?" "?VSS?" "?GND?" "?vdd?" "?vss?" "?gnd?"
//LVS FILTER UNUSED OPTIONAB RC RE RG YC

NNITIAL NUMBERS OF OBJECTS
--------------------------
LayoutSourceComponent Type
--------------------------
Ports:55
Nets:77
Instances:44M (4 pins)
------------
Total Inst:44
NUMBERS OF OBJECTS AFTER TRANSFORMATION
---------------------------------------
LayoutSourceComponent Type
--------------------------
Ports:55
Nets:55
Instances:22SM2 (4 pins)
------------
Total Inst:22

LVS Reduce Parallel MOSNO
LVS Reduce Series MOSNO
LVS Reduce Split GatesNO
这三个选项里的一个或多个,你试吧

LVS REDUCE SPLIT GATESNO///###changeadd this for check same nodes missing net.20150624
LVS SPICE REPLICATE DEVICESYES///###changeadd this for check same nodes missing net.20150624
LVS REDUCE SERIES MOSNO
LVS REDUCE PARALLEL MOSNO
全改成no了,还是不行呢


就是这种结构,做lvs的时候一下就被合并了。
而且我把下面这些参数都关了
LVS REDUCE SPLIT GATESNO
LVS REDUCE SERIES MOSNO
LVS REDUCE PARALLEL MOSNO
LVS RECOGNIZE GATESNONE

There is one more option:
LVS REDUCE SEMI SERIES MOSNO
Good luck.

LVS REDUCE SEMI SERIES MOSNO
也关掉了,我看到了一个奇特的现象我在我自己的rule file里定义:
LVS RECOGNIZE GATESNONE
但是calibre在做lvs调用我的rule file之前自己定义了一些参数:



把我自己定义的给覆盖了。

我在这种gui模式下能把他预设的option覆盖掉吗?
比如这一句:
LVS RECOGNIZE GATES ALL

改成
LVS RECOGNIZE GATES NONE

什么版本的calibre?
推荐你用command的方式调用你的rule文件再看下结果

对于门级电路,你这种情况,这个也是要关掉的
LVS RECOGNIZE GATES NONE但是纯数字逻辑的,两个输入可以互换的化,也是很正常的啊,换了电路是一样的呀

If you use calibre gui, option is in SETUP/LVS Option, it's no used to modify option in command file.

谢了,确实是这样

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top