微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > Question about timing report in PT

Question about timing report in PT

时间:10-02 整理:3721RD 点击:
After Timing Report:
PointIncrPath
------------------------------------------------------------------------------
clock CLK_4M (rise edge)1200.001200.00
clock network delay (ideal)0.001200.00
U_CORE_TOP/U_SYSTEM_TOP/U_CORE_AHB/U_AHB_SYSCTRL/U_SYSCLK_CTRL/ctl_xtal_div[1] (sys_clk_ctrl_test_1)
0.00 &1200.45 r
U_CORE_TOP/U_CLOCK_MUX/U_XTAL_PREdiv4M/U2/Z (MUX2D1BWP7T)
0.12 &1200.66 f
U_CORE_TOP/U_CLOCK_MUX/U_XTAL_PREdiv4M/icc_place9/I (CKBD1BWP7T)

There is a symbol "r" and "f", what stands for?

上升沿、下降沿

rise edge 、 fall edge

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top