微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > SPEF and SDF(reprint)

SPEF and SDF(reprint)

时间:10-02 整理:3721RD 点击:
SPEF file describes spice netlist and RC infromation.
After running LVS(LVS correctly), you can generate SPEF file from RC extraction tool(Xcalibre,Calibre-XRC--Mentor
Star-RCXT--synopsys) or APR tool.
As for SDF file, it describes cell delay(from synthesis library) and interconnect delay(from SPEF file).
You can generate it from APR tool and PrimeTime(STA analysis tool).
If you want to get accuracy SDF file to do STA analysis.
I recommend you can use rc extraction tool to generate SPEF file and load into PrimeTime to generate SDF file to do
STA analysis.

SDF consists cell delays & interconnect delays. at synthesis level this file is used for timing analysis. that
interconnect delays are only an estimation. its not the real & exact interconnect delays. after compleate place &
route only we can get the exact interconnect delays.
after P&R, parasitic & interconnect delays are extracted using tools, that info is SPEF file. this file will be
fedback to static timing analysis tools to do timing analysis on filnal p&r netlist.

什么意思?没头没脑的

WAITING

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top