微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > 如何分析设计的congested是否有风险?

如何分析设计的congested是否有风险?

时间:10-02 整理:3721RD 点击:
求助,
如题,我现在做的只能说,route完之后修掉了版图中的congested过密的地方,比如说一些红色菱形的地点。但是应该如何分析是否还有风险?

补充一下,使用的工具是encounter,如何才能找到place之后的相关congest报告

You can try it...
SYNTAX
congRepair
DESCRIPTION
Relieves the congestion of the design. This command performs incremental placement based on trialRoute or NRGR congestion results and improves the congestion hot spotsbyspreadingoutthecells.Itismostlyusedafter placeDesign, but sometimes it can be used after pre CTS optimization as well. Since this command tends to move many cells around, it should not be run after post CTS optimization.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top