微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > About mismatch?

About mismatch?

时间:10-02 整理:3721RD 点击:
Hi everybody,
我想请问有什么工具,能把LAYOUT的失配提出来。
比如,他们叫我做2个3PF 的MIM 电容,而且它们之间的失配为千分之一,我可以画出一个比较好的匹配电容,但我不知道怎样验证他们的失配为千分之一。
有人能回答我吗?先谢谢啦!

A have not heard of a tool to calculate the mismach.
The method is that: The circuit is designed supposing to tollerate some mismatch that is mentioned in process model documents: These data are statistical and mentioned by the deviation sigma.
In doing layou, we follow some rulles , and we check the layout visually.

受教了!

the mismatch is a parasitic parameter,you can not get it from layout.;you can only get it from the mismatch model of foundry, the foundry can give us mismatch document, you can calculate the mismatch from it before design and run moanter carlo to verify it

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top