微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC后端设计交流 > partition strategy for 45nm and take SI and IR-drop into consideration

partition strategy for 45nm and take SI and IR-drop into consideration

时间:10-02 整理:3721RD 点击:
Hi Folks
As title, is there any one have this kind of experience?
should the RTL code be in compliance with the parition in back-end?
Nicolas

sure, as i know, our company would also use other tools, such as ptpx to verify SI and IR-drop issue. the common method is change the dft related logic to meet the Backend.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top