微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC版图设计交流 > 上海-漕河泾-Layout Engineer(手动布局布线,Custom Layout)

上海-漕河泾-Layout Engineer(手动布局布线,Custom Layout)

时间:10-02 整理:3721RD 点击:

半导体集成电路版图设计工程师

Description

As an IC Layout Design Engineer at Micron's Shanghai Design Center, you will work in a highly innovative and motivated design team using state of the art memory technologies to advance DRAM Memory design.


As part of a multi-disciplinary team, you will contribute to physical layout floor plan of various memory chip circuit blocks, and perform block level layout, LVS/DRC verification and using other CAD tools to check layout.


Of course you will also work closely with Micron's various design teams in US and other countries and leverage vast resources available throughout Micron’s global sites. Additionally, you will perform verification (LVS/DRC etc) of layout to the full-chip level, and assist in project tape out.


Requirement

-College degree (or above) in Electrical Engineering or other related engineering field.

-more than 1 years of IC custom layout working experience (more experienced engineers highly welcome).

-Proficiency with Cadence OA and Calibre verification tools desirable.

-Understanding of basic CMOS circuits is a plus.

-Understanding of DRAM/Flash architecture or previous memory layout experience is a plus.

-English language skill in writing and speaking is a plus.

-No fresh graduates will be considered.


Education

College degree (or above) in Electrical Engineering or other related engineering field.




邮箱:jefferychu@micron.com

美光啊

对的~欢迎投递简历,或者推荐亲朋好友来哦。

大家快来投递岗位呀

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top