微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC版图设计交流 > Cadence assura RCX参数提取错误

Cadence assura RCX参数提取错误

时间:10-02 整理:3721RD 点击:
版图模块DRC LVS都过了,在RCX参数提取时failed。查看.log文件提示“pax16”相关错误:
*ERROR* FAILED ASSERTION at "pax16": no paxnet[1]
Check the p2lvs file, which may have overlapping
(including abutment) lvs layers that are mapped
to the same process layer.
Correct the LVS rule deck, or set the environment
ariable QRC_AUTO_SUBSTRATE_RESOLUTION=Y to activate
automatic substrate layer short resolution.
p2lvs file 我没看出有什么overlapping layer,参数QRC_AUTO_SUBSTRATE_RESOLUTION=Y也不清楚怎么设置。
求教各位大神帮我诊断诊断~

自己顶下,paxnet是什么啊?

thanx man

帖子不能沉啊。 等这个球流片啊!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top