在Candence中对电路进行仿真时显示不了输出波形
时间:10-02
整理:3721RD
点击:
在Candence中对电路进行仿真时显示不了输出波形,错误提示是这样的:
Fatal error found by spectre during topology check.
Fatal: the following braches form a loop of rigid branches (shorts) when added to the circuit.
V1:p(from D to 0)
V0:p(from vdd! to 0)
我甚是不能理解这是什么意思,请各位同行帮忙看看,谢谢!
Fatal error found by spectre during topology check.
Fatal: the following braches form a loop of rigid branches (shorts) when added to the circuit.
V1:p(from D to 0)
V0:p(from vdd! to 0)
我甚是不能理解这是什么意思,请各位同行帮忙看看,谢谢!
原因是使用了公共电源,就是接vdd的恒压源不止一个,由于对每个放大器都是单独测试的,所以在封装成器件后每个里面都有一个接公共电源的恒压源,所以在同时对多个模块进行仿真时会报错
谢谢,这个问题终于解决了。
谢谢,这个问题终于解决了。