微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微电子和IC设计 > IC版图设计交流 > dracula无法提取LPNP。求帮助

dracula无法提取LPNP。求帮助

时间:10-02 整理:3721RD 点击:
;************************************************************************
;******SA5V Bipolar(double metal)LVS Dracula command file**************
rocess:SA5V double metal process
;Release date:2013-1-29
;************************************************************************
;This file is made to check the following devices:
;NPN transistormodel:NP
;LPNP transistormodelN
;capacitor(Metal-emitter)model:Cm
;FB resistormodel:RB
;FR resistormodel:FR
;************************************************************************
;MODEDICATIONLOG
;
;DATEWHOCOMMENT
;------------------------------------------------------------------------
;************************************************************************
;DESCRIPTION
;************************************************************************
*DESCRIPTION
PROGRAM-DIR=/EDA/IC5141/tools.lnx86/dracula/bin/
LIBRARY= /home/songdd/work/rm604/D705
PRIMARY= h305_flat
INDISK= h305_flat.gds
PRINTFILE= lvs
OUTDISK= h305_flat
SYSTEM= GDS2
RESOLUTION= .001 MICRON
SCALE= .001 MICRON
MODE= EXEC NOW
KEEPDATA= YES
LISTERROR= yes
SCHEMATIC= LVSLOGIC.DAT
POWER-NODE= VCC*,AVCC,DVCC,VDD*,AVDD,DVDD
GROUND-NODE= VSS*,AVSS,DVSS,GND*,AGND,DGND
TEXT-LEVEL= 0
UNIT= CAPACITANCE, pf resistance k
MODEL= BJT[PN],PNPBJT[NP],NPN
LEGAL-CHAR-SET = !
CNAMES-CSEN= yes
TNAMES-CSEN= no
WORK-DIR= /home/songdd/work/rm604/LVS/h305/
DELCEL= logo
;
*END
;*************************************************************************
;INPUT-LAYER
;*************************************************************************
*INPUT-LAYER
;
GE=1;;Buried Layer
SG=2;;Active Layer
ID=3;;ISO
PCD=4;;Deep N
FBD=5;;In-Base
FRD=6;;Ex-Base
PG=7;;Capasitor
NSC=8;;Si3N4
NPI=9;;Emitter Window
ND=10;;Emitter
NS=11;;Contact Etch
NSI=12;;Contact
LA=13TEXT 13 ATTACH LA;;1st Metal
NBI=14;;Via
LB=15TEXT 15 ATTACH LB;;2st Metal
C=16;ad
SUBSTRATE = BULK 0
CONNECT-LAYER=LPC LPE VNB RBTM RRTM D_FBLA LB
; TEXTSEQUENCE = LB LA
;
*END
;
;*******************************************************
*OPERATION
;
;------- Logical operations --------------------------------------------
ANDIDSGI;
ANDPCDSGPC;
ANDFRDSGFR;
ANDFBDSGFB;
NOTBULKIEPI;
;-------finddevices---------------------------------
; LPNP
;ANDFREPIFR_N_I;ideal 1 of finding LPNP
;EXT[HR]FR_N_ILE18 LPC;
;NOTFR_N_IFRLPE;
;
SELFRDINSIDESGSG_FR;ideal 2 of finding LPNP
SELSG_FR INSIDEGELPE;
SIZELPEBY 4LPE_4;
SELFRTOUCHLPE_4LPC;
;
;SELFRDINSIDESGSG_FR;ideal 3 of finding LPNP
;SELSG_FR INSIDEGELPE;
;SIZELPE BY 7LPE_8;
;ANDLPE_8FRLPE_FR;
;NOTLPE_FRLPELPC;
;
;
;SIZELPCBY 4LPC_B1;
;SELPCDTOUCH LPC_B1LPB_PCD;
;ANDLPB_PCDSGLPB;
;
;WIDTHLPC_B1LT 90OUT DRO0363;TEST
;WIDTHLPB_PCDLT 90OUT DRO0263;TEST
WIDTHLPCLT 20OUT DRO0463;TEST
WIDTHLPELT 20OUT DRO0563;TEST
;WIDTHLPBLT 90OUT DRO0163;TEST
WIDTHEPILT 90OUT DRO0663;TEST
;WIDTHBULKLT 90OUT DRO0763;TEST
;
;npn
NOTFBNPIFB_N_NP;
SELNPIHOLEFB_N_NPVNE;
SELFBENCLOSEVNEVNB;
WIDTHVNELT 90OUT DRO0763;
;CAP
ANDPGLACPA;
SELECTPCDENCLOSEPGC_PCD;
ANDC_PCD SGCPB;
;RES_FB
NOTFBVNBRES_FB;
SELNSITOUCHRES_FBR_FB_NI;
SIZER_FB_NIBY4RBTM;
NOTRES_FBRBTMRBBD;
;RES_FR
SELFRDENCLOSESGR_FRD;
ANDR_FRDSGR_FR;
SELNSIINSIDER_FRR_FR_NI;
SIZER_FR_NIBY4RRTM;
NOTR_FRRRTMRRBD;
;DIODE
SELFBDENCLOSELPCLP_C_FB;
NOTFBDLP_C_FBFB_TMP1;
SELFB_TMP1TOUCHPCDD_FBD;
ANDD_FBD SGD_FB;
SELPCDTOUCHD_FBDD_PCD;
ANDD_PCD SGD_PC;
;
;
;------- Logical operations --------------------------------------------
NOTNPIVNENPITMP;
NOTNPITMPCPBEPI_NP;contact(NP) on epi
;
;
;--------define node information------------
CONNECTLALBBY NBI;
CONNECTLPCLABY NSI;
CONNECTLPELABY NSI;
CONNECTVNBLABY NSI;
CONNECTRBTMLABY NSI;
CONNECTRRTMLABY NSI;
CONNECTD_FBLABY NSI;
;
STAMPEPI_NPBY LA;
STAMPPCBY EPI_NP;
STAMPEPIBY PC;
STAMPVNEBY LA;
STAMPCPABY LA;
STAMPCPBBY PC;
;STAMPLPBBY LA;
STAMPD_PCBY PC;
;------------ELEMENT------------------------
ELEMENTBJT[NP]VNEEPIVNBVNE
ELEMENTBJT[PN]LPELPCEPILPE
;
ELEMENTCAP[CM]PGCPACPB
PARAMETERCAP[CM] 0.00106E-12 ;
;
ELEMENTRES[FB]RES_FBRBTM
PARAMETERRES[FB]1.1
ELEMENTRES[RP]R_FRDRRTM
PARAMETERRES[RP]0.25
;
ELEMENTDIO[Cj]D_FBDD_FBD_PC
;
;
MULTILAB OUTPUTSHORT30
SAMELABOUTPUTOPEN30
;
LVSCHK[ERX]RESWPERCENT=0
LVSCHK[ERX]RESLPERCENT=0
LVSCHK[ERXP] CAPVAL=1
LVSCHK[ERX]EAPER=1
LVSCHK[ERX]DIOAREA=1
LVSCHK[ERX]DIOPERI=1
LVSCHK[ERX]WPERCENT=0 LPERCENT=0
;
*END
这个是我写的dracula commands file 做lvs用的。但不知为什么软件就是无法提取LPNP。
通过验证我发现软件可识别到LPE和LPC。
图中画线部分为所用语句。
在线等,大神啊,救救我,让小弟过个好年

图中笑脸,为转码后显示,小弟提前并不知情啊。

画线部分未显示,下文标出
SELFRDINSIDESGSG_FR;ideal 2 of finding LPNP
SELSG_FR INSIDEGELPE;
SIZELPEBY 4LPE_4;
SELFRTOUCHLPE_4LPC;
;
。。。
。。
ELEMENTBJT[PN]LPELPCEPILPE

已解决,呵呵

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top