请问clock的transition delay是有什么造成的

这个看看PT dc的manual就知道了吧，或者直接man一下就行了

if the launch edge and capture edge clock tree has no skew, the clock tree latency will no affect setup and hold time margin.
setting false path is decided by the design structure...