微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > map出现下面的错误,之前能够编译通过的,现在就这样了。

map出现下面的错误,之前能够编译通过的,现在就这样了。

时间:10-02 整理:3721RD 点击:
ERRORack:2412 - The number of logical LUT blocks exceeds the capacity for the target device.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

资源不够了。是不是设计做改动了,或者一些编译选项修改了比如策略那些?



   没有啊,啥都没动,很奇怪,还是原来的工程的基础上加的ucf

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top