微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > Topweaver SoC integration tool

Topweaver SoC integration tool

时间:10-02 整理:3721RD 点击:
I would like to recommend the Topweaver, very powerful SoC integration tool.
Feature
  • Full mixed bidirectional Verilog and VHDL support
  • Automatically instantiate cell modules or entities
  • Full function dynamic graphic user interface
  • Automatic port connection driven by Smart Link technology
  • User defined naming rules for instance and wire
  • Bus combination and inout construction
  • Generate Verilog/VHDL connection module automatically
  • Visually adjustment of HDL code format
  • Output formatted file list
  • Generate test fixture by Verilog and VHDL
  • And more...

http://www.topweaver.com/screen.html

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top