design compiler help

I have a module, there is not a clock pin to/from the module, but one sub-module generates quite a few clocksignals, as low as 10MHz, but as high as 5GHz, to the other sub-modules.
Please help:
1) how do I handle those internal clock signals in design compiler?
2) the module was synthesized hierarchically as whole, without any constraints for those clocks, should I go back
synthesize them, those receiving those high speed clocks one by one?

you have to constrain the logic between the registers ，you can get pins when creat a clock