vivado报错信息

各位大侠，请教一个问题，我在做VIVADO布局布线的时候，在place design阶段，报一个这样的错误，要如何解决?the clock and register are separated by one or more SLR regions which almost always leads to large hold time violations.
多谢指教！