微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 问:CLK signal frequency error和required accuracy的区别

问:CLK signal frequency error和required accuracy的区别

时间:10-02 整理:3721RD 点击:
在UTMI的spec在中有这样几句话让我醉了:
2) The CLK signal frequency error must be less than 10% (±6.00 MHz)
3) The CLK must fully meet the required accuracy of ±500 ppm (±30.0 KHz), no later than 1.4ms after the
first transition of CLK.
请问这两点分别是啥?咋看上去像是一个东西呢,但是数值又不一样

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top