modelsim仿真xfab工艺的综合后网表文件,提示标准库单元找不到

时间：10-02 整理：3721RD 点击：

modelsim仿真xfab工艺的综合后网表文件，提示的错误是：
# ** Error: (vsim-3033) E:/verilog_design/digital_chip_v2.0/spi_v1.7/verilog_netlist/D_CELLS.v(25630): Instantiation of 'u_mx2' failed. The design unit was not found.
#       Region: /tb_spi_top/full_chip_u/spi_top_u/U1775
#       Searched libraries:
#          E:\verilog_design\digital_chip_v2.0\spi_v1.7\work

D_CELLS.V的25630行是一个MU2IX0单元里面例化的另一个小单元u_mx2：
module MU2IX0 (IN0, IN1, Q, S);
input    IN0, IN1, S;
output Q;
// Function Q: ！((！S*IN0)+(S*IN1))
   u_mx2    i5  (n_3, IN0, IN1, S);                      ////////25630行
not    i4  (Q, n_3);
// timing section:
specify
   (posedge S => (Q +: Q)) = (0.02, 0.02);
   (negedge S => (Q +: Q)) = (0.02, 0.02);
      if ((IN0 == 1'b0 && IN1 == 1'b1)) (S -=> Q) = (0.02, 0.02);
   (IN0 -=> Q) = (0.02, 0.02);
   (IN1 -=> Q) = (0.02, 0.02);
endspecify
endmodule

请高手指点，谢谢啦~

上一篇：fifo
下一篇：tsmc标准单元库中原理图混乱

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路相关文章：

栏目分类