微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > altera的cyclone iv芯片编译时gxb模块无故pin冲突

altera的cyclone iv芯片编译时gxb模块无故pin冲突

时间:10-02 整理:3721RD 点击:

我编译时出现如下error,可是我这几个pin都没使用,报错后pin planner 里面无故出现这样一个output:clk_diff~reserved_gnd_T7,以前使用gxb收发器编译时都没出现这种问题,求解决方法,谢谢!
Error (169330): T7 cannot be used in the design when M7 is used to drive a transceiver channel at or greater than 2.97 Gbps.
Error (169330): T8 cannot be used in the design when M7 is used to drive a transceiver channel at or greater than 2.97 Gbps.
Error (169330): V6 cannot be used in the design when M7 is used to drive a transceiver channel at or greater than 2.97 Gbps.
Error (169330): W8 cannot be used in the design when M7 is used to drive a transceiver channel at or greater than 2.97 Gbps.
Error (169330): AA4 cannot be used in the design when M7 is used to drive a transceiver channel at or greater than 2.97 Gbps.

期待中.....................

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top