微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > VHDL求助

VHDL求助

时间:10-02 整理:3721RD 点击:
Library  ieee;
use ieee.std_logic_1164.all;
entity mux41 is
       Port(
             input :in std_logic_vector(3 downto 0);
             sel:in std_logic_vector(1 downto 0);
             Yut std_logic);
End mux41;
ARCHITECTURE rtl OF mux41 IS
     BEGIN
PROCESS(input,sel)
BEGIN
IF(sel="00")THEN
          Y<=input(0);
ELSIF (sel=“01”)THEN
          Y<=input(1);
ELSIF(sel=“10”)THEN
          Y<=input(2);
ELSE
          Y<=input(3);
END IF;
END PROCESS;
END rtl;
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mux41 -c Mux41
Warning (20028): Parallel compilation is not licensed and has been disabled
Error (10500): VHDL syntax error at Mux41.vhd(5) near text ¼
Error (10500): VHDL syntax error at Mux41.vhd(5) near text "¼";  expecting ")", or ","
Error (10500): VHDL syntax error at Mux41.vhd(5) near text ‰
Error (10500): VHDL syntax error at Mux41.vhd(5) near text ›
Error (10523): Ignored construct mux41 at Mux41.vhd(3) due to previous errors
Error (10500): VHDL syntax error at Mux41.vhd(12) near text ¼
Error (10500): VHDL syntax error at Mux41.vhd(12) near text "¼";  expecting ")"
Error (10500): VHDL syntax error at Mux41.vhd(12) near text Œ
Error (10500): VHDL syntax error at Mux41.vhd(16) near text €
Error (10500): VHDL syntax error at Mux41.vhd(16) near text "€";  expecting ")", or ","
Error (10500): VHDL syntax error at Mux41.vhd(16) near text œ
Error (10500): VHDL syntax error at Mux41.vhd(16) near text 
Error (10500): VHDL syntax error at Mux41.vhd(18) near text €
Error (10500): VHDL syntax error at Mux41.vhd(18) near text "€";  expecting ")", or ","
Error (10500): VHDL syntax error at Mux41.vhd(18) near text œ
Error (10500): VHDL syntax error at Mux41.vhd(18) near text 
Info (12021): Found 0 design units, including 0 entities, in source file mux41.vhd
Warning (12019): Can't analyze file -- file Vhdl2.vhd is missing
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 16 errors, 2 warnings
Error: Peak virtual memory: 380 megabytes
Error: Processing ended: Tue Jun 30 23:45:11 2015
Error: Elapsed time: 00:00:01
Error: Total CPU time (on all processors): 00:00:01
Error (293001): Quartus II Full Compilation was unsuccessful. 18 errors, 2 warnings
求指教啊

你的分号格式有没有问题?

目测是全角字符(中文字符)问题:
第5行。")"应该改为")".分号同样错了。



第12行同样的问题。","应该改为","
......

中英文不分

谢谢大家了,解决了哈哈

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top