微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 用modelsim se6.5 调用quartus中的乘法器时出错,求解答

用modelsim se6.5 调用quartus中的乘法器时出错,求解答

时间:10-02 整理:3721RD 点击:
# Loading work.mult_8# ** Warning: (vsim-3009) [TSCALE] - Module 'mult_8' does not have a `timescale directive in effect, but previous modules do.# Region: /mult_8_tb/DUT# ** Error: (vsim-3033) D:/project/mult_8.v(6): Instantiation of 'alt_mult_8b8' failed. The design unit was not found.#   Region: /mult_8_tb/DUT#         Searched libraries:#             D:\project\work# Error loading design

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top