微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 小弟,最近在学习aurora核,编写verilog代码。实现MAP时报错如下:

小弟,最近在学习aurora核,编写verilog代码。实现MAP时报错如下:

时间:10-02 整理:3721RD 点击:
Pack:1107 - Pack was unable to combine the symbols listed below into a
   single IOB component because the site type selected is not compatible.
   Further explanation:
   The component type is determined by the types of logic and the properties and
   configuration of the logic it contains. In this case an IO component of type
   IOB was chosen because the IO contains symbols and/or properties consistent
   with input, output, or bi-directional usage and contains no other symbols or
   properties that require a more specific IO component type. Please double
   check that the types of logic elements and all of their relevant properties
   and configuration options are compatible with the physical site type of the
   constraint.
   Summary:
   Symbols involved:
   
PAD symbol "GTPD0_P" (Pad Signal = GTPD0_P)
   
DIFFAMP symbol "IBUFDS/IBUFDS" (Output Signal = GTPD0_left_i)
   Component type involved: IOB
   Site Location involved: A10
   Site Type involved: IPAD

Mapping completed.
See MAP report file "aurora_8b10b_v5_3_example_design_map.mrp" for details.
Problem encountered during the packing phase.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top