vivado 2014.1调用 modelsim 10.1a仿真问题

时间：10-02 整理：3721RD 点击：

在vivado 2014.1调用 modelsim 10.1a时，报出以下错误，请各位高手指教。
# Model Technology ModelSim SE vcom 10.1a Compiler 2012.02 Feb 22 2012
# -- Loading package STANDARD
# ** Error: e:/FPGA_program/project_1/project_1.srcs/sources_1/ip/char_fifo/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd(46)): in protected region.
# ** Error: e:/FPGA_program/project_1/project_1.srcs/sources_1/ip/char_fifo/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd(46)): in protected region.
# ** Error: e:/FPGA_program/project_1/project_1.srcs/sources_1/ip/char_fifo/fifo_generator_v12_0/hdl/builtin/builtin_prim.vhd(46)): in protected region.
# ** Error: C:/modeltech_10.1a/win32/vcom failed.
# Error in macro E:\FPGA_program\project_1\project_1.sim\sim_1\behav\tb_wave_gen.do line 59
# C:/modeltech_10.1a/win32/vcom failed.
# while executing
# "vcom -work fifo_generator_v12_0 -93 "e:/FPGA_program/project_1/project_1.srcs/sources_1/ip/char_fifo/fifo_generator_v12_0/hdl/builtin/builtin_prim.vh..."

modelsim版本不对，看看vivado simulation的文档，对modelsim的版本有要求。

也可以尝试一下在vivado中重新编译一下库文件，然后在仿真配置下指定库的路径，也能解决这个问题

学习一下

此为正解，多谢！

上一篇：请教关于Quartus II 10.1 破解的问题。
下一篇：求问DDR3控制器到底该如何仿真

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路相关文章：

栏目分类