微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 求教quartus

求教quartus

时间:10-02 整理:3721RD 点击:
初学verilog,在modelsim里编译成功的程序为什么在quartus里编译显示错误呢?module mux_two(out,a,b,sl);
  input a,b;
  input sl;
  output out;
  reg out;
  always @(a or b or sl)
  if(!sl==1)
    out=a;
  else
    out=b;
  endmodule
提示:
Error (287076): Can't find an inherited or default value for parameter "WIDTH" -- specify a parameter value
Error (287072): Symbolic name "WIDTH" is used but not defined
Error (287037): Argument for LOG2 cannot be negative number or zero
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative
Error (287087): Group range of arithmetic expression contains negative number -1, but numbers in group ranges cannot be negative
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings
Error: Peak virtual memory: 347 megabytes
Error: Processing ended: Tue Oct 21 22:12:49 2014
Error: Elapsed time: 00:00:01
Error: Total CPU time (on all processors): 00:00:01
Error (293001): Quartus II Full Compilation was unsuccessful. 8 errors, 0 warnings

错误不是在这段,WIDTH没有定义吧


可是为什么在modelsim里显示编译成功呢

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top