微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 请教Qsys输出数据如何调整到右边

请教Qsys输出数据如何调整到右边

时间:10-02 整理:3721RD 点击:



刚刚从7.0过渡到了13.0,发现Qsys生成的cpu所有的接口都在左边,非常不习惯
如图所示的UART,如何将TXD的接口挪到右边去?

在alterwiki上面发现了这样一句话,难道这个问题真的没有解么
http://www.alterawiki.com/wiki/New_Qsys_Issues

Qsys Schematic Issues
Symbol Issues
Issue:  No distinction between inputs and outputs - all signals for a given interface appear on one side. Unless the symbol file is opened (where inputs are represented as light blue crosses, while outputs are represented as purple crosses), one cannot make the distinction between signal types.
Workaround:  None. For Qsys-generated symbols, the left-input right-output convention appliesy input/output interface, not by individual signal direction.
Other issues related to Block Symbol File (.bsf) symbols and lines were fixed beginning with the Quartus II software version 11.1.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top