微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 用ISE声称出来的SIRO核编译是出现ERROR:NgdBuild:604

用ISE声称出来的SIRO核编译是出现ERROR:NgdBuild:604

时间:10-02 整理:3721RD 点击:
ERROR:NgdBuild:604 - logical block 'srio_icon_gen.i_srio_icon' with type
   'srio_icon' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'srio_icon' is
   not supported in target 'virtex5'.
ERROR:NgdBuild:604 - logical block
   'user_top/initiator_user/tickler/srio_vio_gen.i_srio_vio' with type
   'srio_vio' could not be resolved. A pin name misspelling can cause this, a
   missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'srio_vio' is not
   supported in target 'virtex5'.
ERROR:NgdBuild:604 - logical block
   'rio_de_wrapper/phy_wrapper/srio_ila2_gen.i_phy_ila' with type 'phy_ila'
   could not be resolved. A pin name misspelling can cause this, a missing edif
   or ngc file, case mismatch between the block name and the edif or ngc file
   name, or the misspelling of a type name. Symbol 'phy_ila' is not supported in
   target 'virtex5'.
ERROR:NgdBuild:604 - logical block 'rio_de_wrapper/rio_ila1_gen.i_rio_ila' with
   type 'rio_ila' could not be resolved. A pin name misspelling can cause this,
   a missing edif or ngc file, case mismatch between the block name and the edif
   or ngc file name, or the misspelling of a type name. Symbol 'rio_ila' is not
   supported in target 'virtex5'.
这是翻译是出现的错误,这是个什么错误啊,求大神帮帮忙!
在网上看有人说遇到这个问题,一种方法是如上在ISE中implememt中右键在Translate /process propreties中"-sd: Macro search Path" 中加上EDK工程的implementation子目录的路径,但是这方法好像没用啊。

你加工程文件的时候,icon和ila的核你加的是xco文件还是.v文件?应该是加.v文件造成的,你加.xco文件就可以了。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top