微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > assertion problrem

assertion problrem

时间:10-02 整理:3721RD 点击:
I have a problem with ahdl9.1 assertion. Each time i have a small SV assertion in my simulation we got an error like this:
# ELBREAD: Error: You do not have a valid license to simulate SystemVerilog assertion module 'test1.propseq_assertion'.
# Contact Aldec for ordering information - sales@aldec.com.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed

Is there any license for assertion based simulation in HDL? Or i am looking for some thing invalid!

EDA工具都是要装license的。
这种小厂工具一般不太好找破解license,申请试用license吧。

what is this assertion error bhidu?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top