΢²¨EDAÍø£¬¼ûÖ¤Ñз¢¹¤³ÌʦµÄ³É³¤£¡
Ê×Ò³ > Ñз¢ÎÊ´ð > ǶÈëʽÉè¼ÆÌÖÂÛ > FPGA,CPLDºÍASIC > FPGAѧϰ֮·

FPGAѧϰ֮·

ʱ¼ä£º10-02 ÕûÀí£º3721RD µã»÷£º
¿´Á˺öàǰ±²¶¼ÔÚ½²Ñ§Ï°FPGA²»Äܽö½öµ±×öÓïÑÔÀ´Ñ§Ï°£¬ÒªÕÆÎÕFPGA½á¹¹ºÍ¹¤×÷Ô­Àí£¬ÄÇôǰ±²ÃÇ£¬¹ØÓÚFPGAµÄ½á¹¹ºÍ¹¤×÷Ô­Àí´ó¼ÒÄÜ·ñÍÆ¼öµãµÄ×ÊÁϺÍÊ鼮Ĩ£¬ÎÒÏÖÔÚ¿´µÄÊé´ó¶à¶¼ÊǹØÓÚÓïÑԵģ¬Ð»Ð»£¡ÁíÍâÎÒʵÑéÊÒÀïÓпéV5µÄ°å×Ó£¬ÈçºÎÓÃÖ®?ллÁË£¡

FPGAµÄÄÚ²¿½á¹¹ºÍ¹¤×÷Ô­Àí£¬×îºÃµÄιýÓÚÏÂÔØ¶ÔÓ¦FPGAµÄdatasheetÀ´¿´ÁË¡£xilinxµÄ¹ÙÍøÉÏÓС£¿ÉÒÔÃâ·ÑÏÂÔØµÄ£¬·Ç³£ÓÐÓ㬽¨Òé¶àÑо¿Ñо¿¡£

ÏÖÕÆÎÕ»ù±¾µÄVerilog£¬Ð´Ð©¼òµ¥µÄ´úÂ룬ȻºóÓÃsynplify»òÕßXST×ۺϣ¬ÓÃISE½øÐÐPlace and Route£¬ÏÖ´Ó¼òµ¥µÄ¿ªÊ¼£¬ÕÆÎÕfpgaµÄ¿ª·¢¹¤¾ßÁ´ÏÈ£¬µÈ¶¼ÕÆÎÕÊìϤÁË£¬Äã¾ÍµÃ°ÑVirtex5µÄ UserGuideºÃºÃµÄÑо¿Ò»Ï£¬¿´¿´FPGAµÄ¸÷ÖÖ×é³É£¬¸÷ÖÖÄ£¿é£¬¼°ÔõÑùʹÓ᣶¼ÊÇÓиö¹ý³ÌµÄ£¬²»ÊÇһʱ°ë»á¶ùÄÜÕÆÎյġ£

Óн²Õâ·½ÃæµÄÊ飬Óб¾½ÐXILINX´Ó½ø½×µ½¾«Í¨»¹ÊÇÈëÃŵ½¾«Í¨µÄ£¬

½øÀ´Ñ§Ï°

Copyright © 2017-2020 ΢²¨EDAÍø °æÈ¨ËùÓÐ

ÍøÕ¾µØÍ¼

Top