微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > FPGA中IP_0/VERF_0 像这种管脚 怎么设置成普通IO

FPGA中IP_0/VERF_0 像这种管脚 怎么设置成普通IO

时间:10-02 整理:3721RD 点击:
想把IP_0/VERF_0当成普通IO用,编写ucf文件时出现了这样的错误
ERRORack:1107 - Pack was unable to combine the symbols listed below into a
   single IOB component because the site type selected is not compatible.
   Further explanation:
   The component type is determined by the types of logic and the properties and
   configuration of the logic it contains. In this case an IO component of type
   IOB was chosen because the IO contains symbols and/or properties consistent
   with output or bi-directional usage and contains no other symbols or
   properties that require a more specific IO component type. Please double
   check that the types of logic elements and all of their relevant properties
   and configuration options are compatible with the physical site type of the
   constraint.
   Summary:
   Symbols involved:
    BUF symbol "bd_2_IOBUF/IBUF" (Output Signal = N19)
    TBUF symbol "bd_2_IOBUF/OBUFT" (Control Signal = bd_and0000_inv)
    PAD symbol "bd<2>" (Pad Signal = bd<2>)
   Component type involved: IOB
   Site Location involved: P35
   Site Type involved: DIFFSI_NDT
ERRORack:1107 - Pack was unable to combine the symbols listed below into a
   single IOB component because the site type selected is not compatible.
   Further explanation:
   The component type is determined by the types of logic and the properties and
   configuration of the logic it contains. In this case an IO component of type
   IOB was chosen because the IO contains symbols and/or properties consistent
   with output or bi-directional usage and contains no other symbols or
   properties that require a more specific IO component type. Please double
   check that the types of logic elements and all of their relevant properties
   and configuration options are compatible with the physical site type of the
   constraint.
   Summary:
   Symbols involved:
    BUF symbol "dox_0_OBUF" (Output Signal = dox<0>)
    PAD symbol "dox<0>" (Pad Signal = dox<0>)
   Component type involved: IOB
   Site Location involved: P123
   Site Type involved: IBUF

之前看了很多帖子,但都没有明确说明怎么用?
像这种IP/VREF   
(1)  ip型  只能作为input io
(2) IO型  可以作为用户io

想在想用这种普通IO型的模式,在ucf文件里面设置,还是该怎么设置?

之前看过IP/VREF  管脚分两类
(1) ip型,可以做为input io
(2) io型,用户io
如想用第二个 该怎么设置呢?  各位大侠 麻烦指点一下 谢谢

thanks for sharing

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top