请问一般论文说的Xilinx的Slices数是报告中的LUT+Register吗？

时间：10-02 整理：3721RD 点击：

Slice Logic Utilization:
  Number of Slice Registers:                   97 out of  28,800 1%
Number used as Flip Flops:                81
Number used as Latches:                   16
  Number of Slice LUTs:                      336 out of  28,800 1%
Number used as logic:                   334 out of  28,800 1%
   Number using O6 output only:          319
   Number using O5 output only:             13
   Number using O5 and O6:                   2
Number used as exclusive route-thru:       2
  Number of route-thrus:                      15
Number using O6 output only:             14
Number using O5 and O6:                   1
Slice Logic Distribution:
  Number of occupied Slices:                115 out of 7,200 1%
  Number of LUT Flip Flop pairs used:       354
Number with an unused Flip Flop:          257 out of    354 72%
Number with an unused LUT:                18 out of    354 5%
Number of fully used LUT-FF pairs:       79 out of    354 22%
Number of unique control sets:             14
Number of slice register sites lost
   to control set restrictions:             11 out of  28,800 1%

假如报告如此，那写论文时，Slices数等于Slice Registers+Slice LUTs吗?

另外想问一下一些论文说什么工艺库下测得的功耗为XX uW，我在synopsys下report power最起码都是mW，哪里来uW的测试数据呢?

上一篇：数字集成电路设计之路_求旅伴
下一篇：verilog里面有没有类似%m的转义符

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路相关文章：

栏目分类