微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > high level power estimation

high level power estimation

时间:10-02 整理:3721RD 点击:
hi, all
i'd  like to make power estimation on the rtl level,
could some one give me some advices about that?
thx a lot

u cannot get rough power estimation on RTL level if no actual power estimation database related to technology.
but it may help if special power model/simulator with toggle/speed rate from RTL level simulation


hi, supercainiao,
thanks a lot for your replying.
i remember that i heard this kind of idea somewhere,
and is there a tool which can do such kind of thing?
i wanna have a try.



   spyglass can do such work in some extent.   it is difficult to get a accurate power estimation in RTL level in my opinion. for some macro level instead of system level, with special power model based on technology, it may help for early power estimation and optimization. it seems to me no general used tool or flow for this point now.


hi, supercainiao
    spyglass...
    oh, i thought it just for RTL coding style check. i will take a try..

    last day, i was talking to some cadence guys.
    and it is said that it is possible for irun to make an estimation on that kind of thing.
    i am now trying it.
    great help thx.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top