微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > modelsim仿真ram是提示冲突是什么意思?

modelsim仿真ram是提示冲突是什么意思?

时间:10-02 整理:3721RD 点击:
在仿真是总是提示下面
一直提示,我只复制了一部分
# blk_mem_gen_v3_3 collision detected at time: 46993100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 47377100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 47377100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 47761100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 47761100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 48145100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 48145100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 48529100, A write address: 1, B  read address: 0
# blk_mem_gen_v3_3 collision detected at time: 48529100, A write address: 1, B  read address: 0

双口对相同地址进行写操作?

应该不是吧 这时仿真刚开始的提示,到后来写地址一直加 读地址不变

写地址一直加,读地址不变,那肯定会冲突的啊,写地址总会加到和读地址一样的时候.

楼上正解

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top