乘法器问题（vhdl)

时间：10-02 整理：3721RD 点击：

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
ENTITY multplier2 is
generic(M: integer:=8 );
  port(  dataA: IN STD_LOGIC_VECTOR(M-1 DOWNTO 0);
      dataB: IN STD_LOGIC_VECTOR(M-1 DOWNTO 0);
      result: out std_logic_vector(M+M-1 DOWNTO 0));
END multplier2 ;
ARCHITECTURE BEH OF multplier2 is
begin
inset_mult: process(dataA,dataB)
variable dataA_temp,dataB_temp,temp: std_logic_vector(M-1 DOWNTO 0);
variable count: integer:= 0;
begin
dataA_temp := dataA;
dataB_temp := dataB;
temp:="00000000";
while count<M-1 LOOP
      if ( dataA(count)='1') then
         temp:= temp+ dataB_temp;
      end if;
   dataA_temp := temp(0) & dataA_temp(M-1 DOWNTO 1);
   temp := '0' & temp(M-1 TO 1);
   count := count + 1;
end loop;
result<=temp & dataA_temp;
END process inset_mult;
end architecture BEH;

编译后报
Error (10327): VHDL error at multplier2.vhd(21): can't determine definition of operator ""+"" -- found 0 possible definitions
错误
是什么原因啊
temp:= temp+ dataB_temp这句没有错啊

“ if ( dataA(count)='1') then”
是不是dataA(count)='1'的问题?

看看接着评论

先看看看看

将USE IEEE.STD_LOGIC_ARITH.ALL;换成unsigned这个包

将USE IEEE.STD_LOGIC_ARITH.ALL;换成unsigned这个包
楼上说得对

上一篇：1位全减器
下一篇：VHDL.Verilog实现有符号数乘法

FPGA ASIC quartus Xilinx vivado verilog ALTERA CPLD 集成电路相关文章：

栏目分类