微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > 请高手解答quartus IP块实现fir时出现的问题

请高手解答quartus IP块实现fir时出现的问题

时间:10-02 整理:3721RD 点击:
用ip 生成fir后 仿真时 提示如下错误,请高手帮忙解答一下
Error: Tcl error: More than 1 positional argument specified:
D:/program, files/quartus/ip/altera/fir_compiler/lib
--------------------------
-------------------------------------------------
Usage: set_global_assignment [-h | -help] [-long_help] [-comment <comment>]
[-disable] [-entity <entity_name>] -name <name> [-remove] [-section_id <section id>] [-tag <data>] [<value>]
   
    -h | -help: Short help
        -long_help: Long help with examples and possible return values
   
     -comment <comment>: Comment
        -disable: Option to disable assignment
      
  -entity <entity_name>: Entity to which to add assignment
        -name <name>: Assignment name
   
    -remove: Option to remove assignment
        -section_id <section id>: Section id
      
-tag <data>: Option to tag data to this assignment
        <value>: Assignment value
---------------------------------------------------------------------------
   
while executing
"set_global_assignment -name SEARCH_PATH D:/program files/quartus/ip/altera/fir_compiler/lib"
   
(file "fir91_ast.qip" line 12)
Info: set_global_assignment -name SEARCH_PATH `r?me -qip fir91_ast.qip
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings
Error: Peak virtual memory: 153 megabytes
Error: Processing ended: Thu Mar 04 21:30:33 2010
Error: Elapsed time: 00:00:00
Error: Total CPU time (on all processors): 00:00:01
Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings

D:/program, files/quartus/ip/altera/fir_compiler/lib
Quartus允许路径上有空格或汉字吗?不记得了,小编可以试一下

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top