微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > verilog基础问题

verilog基础问题

时间:10-02 整理:3721RD 点击:
-1=-32‘d1=32'hFFFFFFFF 麻烦解释下,谢谢啦!

没人吗?

it's 2's complement
say +1 is 0000_0000_0000_0000_0000_0000_0000_0001 in binary
in 1's complement, then it's simply invert it:
1111_1111_1111_1111_1111_1111_1111_1110
But this kind of negative number has a problem, there're 2 zeros, namely 0 and ffff_ffff in hex.
Therefore, they've invent something called 2's complement.
it's 1's complement + 1, i.e.
-1 in 1's complement + 1, => 0xffff_fffe + 1 = 0xffff_ffff.
What's nice about 2's complement is e.g. 1 + -1 = 0x0000_0001 + 0xffff_ffff = 0!

thanks

补码,
但是这个是有符号数,也就是32位最多只能表示  -2^31 ~ (2^31-1),注意,超过这个范围的就不要再和这个数做运算了,除非扩位

先看看

since int is 32 bit in verilog, -1 is express as complimentary code in verilog, that's why 32'hFFFFFFFF

理解了~,谢谢

不同進位的問題

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top