微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 嵌入式设计讨论 > FPGA,CPLD和ASIC > RLOC/ SET / USET in UCF file

RLOC/ SET / USET in UCF file

时间:10-02 整理:3721RD 点击:
Sorry that I can not input Chinese at lab ...
Our lab has a design which is written in Xilinx 8.1. The UCF file has a line like this:
SET "Bus2IP_Addr" RLOC_ORIGIN=X0Y0;
"Bus2IP_Addr" is a U_SET already defined in design file (.vhd).
It works OK with version 8.1.
However, in version 10.1, this does not work: SET is not a valid constraint command anymore.
I tried to use:
INST "Bus2IP_Addr" RLOC_ORIGIN=X0Y0;
But also failed. Because "Bus2IP_Addr" is not a real instance name but a set name.
Anybody has any idea how to deal with this problem?
I've googled a lot but can't find an answer. (Apparently, sb is using "set" in older version successfully.)
Thanks!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top