基于至简设计法的数字时钟设计
else if(add_miao_g)begin
if(end_miao_g)begin
miao_g <= 0;
end
else begin
miao_g <= miao_g + 1;
end
end
end
assign add_miao_g = end_cnt;
assign end_miao_g = add_miao_g && miao_g == 10-1;
always @(posedge clk or negedge rst_n)begin
if(rst_n==1'b0)begin
miao_s <= 0;
end
else if(add_miao_s)begin
if(end_miao_s)begin
miao_s <= 0;
end
else begin
miao_s <= miao_s + 1;
end
end
end
assign add_miao_s = end_miao_g;
assign end_miao_s = add_miao_s && miao_s == 6-1;
always @(posedge clk or negedge rst_n)begin
if(rst_n==1'b0)begin
fen_g <= 0;
end
else if(add_fen_g)begin
if(end_fen_g)begin
fen_g <= 0;
end
else begin
fen_g <= fen_g + 1;
end
end
end
assign add_fen_g = end_miao_s;
assign end_fen_g = add_fen_g && fen_g == 10-1;
always @(posedge clk or negedge rst_n)begin
if(rst_n==1'b0)begin
fen_s <= 0;
end
else if(add_fen_s)begin
if(end_fen_s)begin
- 基于FPGA的片上系统的无线保密通信终端(02-16)
- 基于Virtex-5 FPGA设计Gbps无线通信基站(05-12)
- 基于FPGA的DVI/HDMI接口实现(05-13)
- 基于ARM的嵌入式系统中从串配置FPGA的实现(06-09)
- 采用EEPROM对大容量FPGA芯片数据实现串行加载(03-18)
- 赛灵思:可编程逻辑不仅已是大势所趋,而且势不可挡(07-24)