微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 原理图不能生成网表问题

原理图不能生成网表问题

时间:10-02 整理:3721RD 点击:
Loading... e:\1-4valve\allegro/pstchip.dat
#248 ERROR(SPCODD-248): All physical pins are common in section 1 of physical part 'CA3039/TO_1_3215_M7'.  Each section must have at least one non-common pin.
        Open the part in Part Developer and ensure that you have at least one non-common pin for each section of a physical part.
              ERROR(SPCODD-47): Packaging can not complete because the file ./allegro/pstchip.dat could not be loaded. There might be syntax errors in this file. Ensure that the syntax is correct before proceeding.
#53 ERROR(SPCODD-53): Packaging cannot be completed because packaging has encountered a nu
ll object ID. The design may not have been saved correctly. Save the design before packaging.
#4 ERROR(ORCAP-36026): Unable to read logical netlist data.


求解决

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top