微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > PCB框图有问题

PCB框图有问题

时间:10-02 整理:3721RD 点击:
report提示如下
Design Name  D:/cameralink_fpga/pcb/cameralink_fpga_route1.brd
Date  Wed Aug 22 15:38:45 2012
DRC Error Count Summary DRC Error Type DRC Error Count
Route Keepin 1
Route Keepout 4
Etch to Pad 4
Total DRC Errors 9

Detailed DRC Errors Constraint Name DRC Marker Location Required Value Actual Value Constraint Source Constraint Source Type Element 1 Element 2
Shape to Route Keepin Spacing (-137.796 178.740) 0 MIL 78.74 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Rectangle "Route Keepin/All"
Shape to Route Keepout Spacing (1900.000 4037.008) 0 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Shape "Route Keepout/All"
Shape to Route Keepout Spacing (-2400.000 4037.008) 0 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Shape "Route Keepout/All"
Shape to Route Keepout Spacing (1900.000 100.000) 0 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Shape "Route Keepout/All"
Shape to Route Keepout Spacing (-2400.000 100.000) 0 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Shape "Route Keepout/All"
Thru Pin to Shape Spacing (-2303.150 296.850) 5 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Mechanical Pin "Outline."
Thru Pin to Shape Spacing (2027.559 3840.157) 5 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Mechanical Pin "Outline."
Thru Pin to Shape Spacing (-2303.150 3840.157) 5 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Mechanical Pin "Outline."
Thru Pin to Shape Spacing (2027.559 296.850) 5 MIL 0 MIL DEFAULT NET SPACING CONSTRAINTS Shape "Gnd, Etch/Gnd" Mechanical Pin "Outline."

这是drc报告和框图有什么关系

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top