微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 急!大家帮帮忙啊,要去试面了,英文要求有的看不懂啊。帮忙解释下啊

急!大家帮帮忙啊,要去试面了,英文要求有的看不懂啊。帮忙解释下啊

时间:10-02 整理:3721RD 点击:
Education:
Undergraduate Course/Junior College
Responsibilities:
* Co-work with EE, SI, EMC and Power engineer to design
* Co-work with manufactory DFM requirement to design
* Knowing very well the whole PCB design flow.
Requirements:
* Electronics Speciality.
* Knowing the basic Allegro environment system.
* Can finish the whole PCB design lonely
* 1-2 years of Layout design experience.
* Have the good experience in Notebook /server.
* Knowing the high speed and D/A design.
* Designed the AMD, Intel or NVIDIA chipset
* Can use capture check the basic schematic issue when you net in
* Can use Cam2000/Cam350 to check the Gerber file issue.
* Have a certain concept on Fab
* Have basic Lib creation experience.
其中EE,SI指的是什么意思?DFM,FAB,LIB是什么啊?
最好帮我全翻译了。谢谢, 这下真的急等啊。明天去面试啊。

SI 信号完整性全称:signal integrity

DFM(可制造性),LIB(库)

百度一下,什么东东都出来了!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top