微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 导不了网表,求高手指教!

导不了网表,求高手指教!

时间:10-02 整理:3721RD 点击:
Design Name:
d:\cpu\sch_pcb\dsp1.dsn
Netlist Directory:
D:\CPU\NETLIST
Configuration File:
C:\Cadence\SPB_15.7\tools\capture\allegro.cfg
Spawning... "C:\Cadence\SPB_15.7\tools\capture\pstswp.exe" -pst -d "d:\cpu\sch_pcb\dsp1.dsn" -n "D:\CPU\NETLIST" -c "C:\Cadence\SPB_15.7\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
#1 Error   [ALG0039] No components to package in design.
#2 Aborting Netlisting... Please correct the above errors and retry.
Exiting... "C:\Cadence\SPB_15.7\tools\capture\pstswp.exe" -pst -d "d:\cpu\sch_pcb\dsp1.dsn" -n "D:\CPU\NETLIST" -c "C:\Cadence\SPB_15.7\tools\capture\allegro.

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top