微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 导入网表错误是怎么回事啊

导入网表错误是怎么回事啊

时间:10-02 整理:3721RD 点击:
Cadence Design Systems, Inc. netrev 15.7 Mon Apr 18 16:19:13 2011
(C) Copyright 2002 Cadence Design Systems, Inc.
------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'F:/ALLEGRO157/SFP_RJ45/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'F:/allegro157/SFP_RJ45/SFP_RJ45.brd';
NEW_BOARD_NAME 'F:/allegro157/SFP_RJ45/SFP_RJ45.brd';
CmdLine: netrev -$ -5 -i F:/ALLEGRO157/SFP_RJ45/allegro -y 1 F:/allegro157/SFP_RJ45/#Taaaaaa03144.tmp
------ Preparing to read pst files ------
Starting to read F:/ALLEGRO157/SFP_RJ45/allegro/pstchip.dat
   Finished reading F:/ALLEGRO157/SFP_RJ45/allegro/pstchip.dat (00:00:00.00)
Starting to read F:/ALLEGRO157/SFP_RJ45/allegro/pstxprt.dat
   Finished reading F:/ALLEGRO157/SFP_RJ45/allegro/pstxprt.dat (00:00:00.00)
Starting to read F:/ALLEGRO157/SFP_RJ45/allegro/pstxnet.dat
   Finished reading F:/ALLEGRO157/SFP_RJ45/allegro/pstxnet.dat (00:00:00.00)
------ Oversights/Warnings/Errors ------
Illegal character(s) present in name or value.
------ Summary Statistics ------
#1   ERROR(102) Run stopped because errors were detected
netrev run on Apr 18 16:19:13 2011
   DESIGN NAME : '光口转铜口'
   PACKAGING ON May 28 2006 22:05:31
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5

DESIGN NAME : '光口转铜口'

15.7的悲剧
如果不是你的“光口转铜口”导致,就是netin.exe或者netrev.exe导致的。
试试换15.5版本的这两个文件试试。

回复 flyingc381 的帖子
是的,好象都不能用汉字的啊

回复 amaryllis 的帖子
找到答案了,不能用中文的

用什么中文哦 !很多符号也不能用!

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top