微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > ALLEGRO 导入网表问题,帮忙看看

ALLEGRO 导入网表问题,帮忙看看

时间:10-02 整理:3721RD 点击:
------ Directives ------
RIPUP_ETCH TRUE;
RIPUP_SYMBOLS ALWAYS;
Missing symbol has error FALSE;
SCHEMATIC_DIRECTORY 'E:/DM355PIII/allegro';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'E:/DM355PIII/DM355.brd';
NEW_BOARD_NAME 'E:/DM355PIII/DM355.brd';
CmdLine: netrev -$ -i E:/DM355PIII/allegro -x -u -t -y 1 -z E:/DM355PIII/#Taaaaaa01532.tmp
------ Preparing to read pst files ------
Starting to read E:/DM355PIII/allegro/pstchip.dat
   Finished reading E:/DM355PIII/allegro/pstchip.dat (00:00:00.32)
Starting to read E:/DM355PIII/allegro/pstxprt.dat
   Finished reading E:/DM355PIII/allegro/pstxprt.dat (00:00:00.04)
Starting to read E:/DM355PIII/allegro/pstxnet.dat
   Finished reading E:/DM355PIII/allegro/pstxnet.dat (00:00:00.04)
------ Oversights/Warnings/Errors ------
#1   Run stopped because errors were detected
netrev run on May 26 17:28:24 2010
   DESIGN NAME : 'DM355-PI'
   PACKAGING ON Sep 28 2008 21:55:15
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
  1 errors detected
No oversight detected
No warning detected
cpu time      0:15:21
elapsed time  0:00:08

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top