微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 请教cadence原理图导入到board的报错,新手第一画

请教cadence原理图导入到board的报错,新手第一画

时间:10-02 整理:3721RD 点击:

请教各位大虾,第一次用cadence做设计,原理图画好了,pacage自认为也弄好的,原理图export physical以后再board里面import logic后board里什么也没有,还出现了错误,错误如下:
------ Directives ------
RIPUP_ETCH FALSE;
RIPUP_SYMBOLS ALWAYS;
MISSING SYMBOL AS ERROR FALSE;
SCHEMATIC_DIRECTORY 'F:/design/station speaker/board';
BOARD_DIRECTORY '';
OLD_BOARD_NAME 'F:/design/station speaker/board/board.brd';
NEW_BOARD_NAME 'F:/design/station speaker/board/board.brd';
CmdLine: netrev -$ -5 -i F:/design/station speaker/board -l -y 1 F:/design/station speaker/board/#Taaaaaa03732.tmp
------ Preparing to read pst files ------
#1   ERROR(24) File not found
     Packager files not found
#2   ERROR(102) Run stopped because errors were detected
netrev run on May 5 14:46:58 2010
   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON
  2 errors detected
No oversight detected
No warning detected
cpu time      0:00:42
elapsed time  0:00:00
请大家帮忙,我不知道为啥了

Packager files not found
你在package和板子对好库没?

封装没找到,在allegro里封装名称要对应且要设置好路径

    恩,可以了,谢谢

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top