微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > Cadence SPB 16.3 HotFix06更新说明.

Cadence SPB 16.3 HotFix06更新说明.

时间:10-02 整理:3721RD 点击:
HOTFIX VERSION:  006
=============================================================================================================================
======
CCRID   PRODUCT      PRODUCTLEVEL2    TITLE
=============================================================================================================================
======
745241  CONSTRAINT_M TECHFILE         Importing a tcf file automatically enables On-Line DRC.
752587  ALLEGRO_EDIT PLACEMENT        Uppercase File name(XX.mdd) for Placement replicate update on Linux.
753626  CONCEPT_HDL  CORE             newgenasym error while saving the hierarchical block symbol
753894  CAPTURE      OTHER            Case sensitive version control S/W
754487  RF_PCB       OTHER            Various asymmetrical clearance problems uncovered - calculation issues?
758272  CONSTRAINT_M UI_FORMS         Entering values on the Min/Max Propagation Delays worksheet hangs the application.
758911  PSPICE       PROBE            Pspice crashes while exporting probe data using our sample project
759871  CAPTURE      PROPERTY_EDITOR  Save option in Right Mouse Click on property editor of nets doesn't saves all the
changes.
759890  SPECCTRA     ROUTE            Specctra autorouter ignoring prerouted nets
760067  ALLEGRO_EDIT SHAPE            Dynamic Shape not getting filled on board with odd angle placement and routing
760284  CONCEPT_HDL  CORE             Update Sheet Variables turns of the grid
760480  MODEL_INTEGR OTHER            Message open clipboard failed when trying to open the rename/reorder dialog in Model
Integr
760667  ALLEGRO_EDIT PADS_IN          The pads_in.exe translate incorrect drill shape from PADS 2005 ascii database.
760741  ALLEGRO_EDIT MENTOR           mbs2brd does not work in 16.3 but works in 16.2
760810  CONSTRAINT_M INTERACTIV       Deleting Region Deletes NCCs
761114  PSPICE       PROBE            Refresh issue in Display > Cursor window
761180  ALLEGRO_EDIT DRC_CONSTR       Via_at_smd not working for custom shaped padstacks.
761305  SPIF         OTHER            Allegro crash when seleting any of the Route - PCB Router - submenu items.
761376  ALLEGRO_EDIT PAD_EDITOR       Wizard_Template_Path is not considered for symbol template look-up ?
761416  ALLEGRO_EDIT DATABASE         Allegro crash on chaning the subclass for group of clines
761492  ALLEGRO_EDIT SKILL            about  axlTransformObject function
761518  F2B          PACKAGERXL       about mismatch library path between cds.lib and actual
761737  ALLEGRO_EDIT OTHER            Running Dbdoctor after executing Skill is giving symbol fit error for the .dra file
762155  ALLEGRO_EDIT SYMBOL           Updating a symbol changes the netname of the cline resulting in drcs.
762181  ALLEGRO_EDIT OTHER            Allegro netrev crashes for long device name in PST* files
762316  ALLEGRO_EDIT MANUFACT         Allegro disappears on Adding dimensions for the symbol file
762792  ALLEGRO_EDIT PADS_IN          PADS_IN fails for SPB 16.3
763108  ALLEGRO_EDIT SHAPE            Z-copy shape create an error like VOID boundary may not cross itself
763134  SIG_INTEGRIT SIMULATION       Bit 7 of a simulation is out of sync with rest of bus. It should be the same for all
bus va
763149  CIS          GEN_BOM          CIS BOM in V16.3  is not correct if database has Quantity field and its value is 0.
763296  ALLEGRO_EDIT REFRESH          The error was happened while doing the SUM
763303  ALLEGRO_EDIT OTHER            SMD Jumper has a problem while using the Add Jumper
763315  ALLEGRO_EDIT PADS_IN          pads_in got error message WARNING ERROR(SPMHDB-205)
763354  ALLEGRO_EDIT PADS_IN          Auto suppress redundant shape while using pads_in translator
763428  ALLEGRO_EDIT PADS_IN          enhance pads_in.exe translate spacing and physical rule into Allegro.
763446  ALLEGRO_EDIT REPORTS          missing fillet is reporting pad without drill
763448  ALLEGRO_EDIT DRC_CONSTR       Performance advisor shows Cset as unused nets when it is assigned to Diff pairs or
xnets.
763586  ALLEGRO_EDIT DATABASE         Allegro rounds off the value after decimal in CM
764077  CONCEPT_HDL  CHECKPLUS        The output predicate in the Graphical environment is not always returning the pin
object fo

看不懂!
小编解释下!

如何使用呢

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top