微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > PCB设计问答 > Cadence Allegro > 在创建网络表是出现的问题

在创建网络表是出现的问题

时间:10-02 整理:3721RD 点击:
Spawning... "C:\Cadence\SPB_16.01\tools\capture\pstswp.exe" -pst -d "E:\xr20m1172test\xr20m-test.dsn" -n "E:\xr20m1172test\ALLEGRO" -c "C:\Cadence\SPB_16.01\tools\capture\allegro.cfg" -v 3 -j "PCB Footprint"
#1 Warning [ALG0051] Pin "GND" is renamed to "GND#3" after substituting illegal characters in Package ATMEGA48_4 , U1: SCHEMATIC1, PAGE1 (2.80, 1.00).
#2 Warning [ALG0051] Pin "VCC" is renamed to "VCC#4" after substituting illegal characters in Package ATMEGA48_4 , U1: SCHEMATIC1, PAGE1 (2.80, 1.00).
#3 Warning [ALG0051] Pin "GND" is renamed to "GND#5" after substituting illegal characters in Package ATMEGA48_4 , U1: SCHEMATIC1, PAGE1 (2.80, 1.00).
#4 Warning [ALG0051] Pin "VCC" is renamed to "VCC#6" after substituting illegal characters in Package ATMEGA48_4 , U1: SCHEMATIC1, PAGE1 (2.80, 1.00).
#5 Warning [ALG0051] Pin "GND" is renamed to "GND#21" after substituting illegal characters in Package ATMEGA48_4 , U1: SCHEMATIC1, PAGE1 (2.80, 1
指点下

没有错误。OrCAD一般不容忍多个管脚重名。
导入到Allegro中看一下,网络表都没变,不放心的话,你可以核实一下。

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top