Help: ASITIC Problems
时间：04-11
整理：3721RD
点击：
Hi,
1. While using ASITIC to simulate inductors, when I turned on the eddy option, I kept getting the "round-off error" messages, why and how to solve this problem?
2. Why do I get the warning messages of "KCL violation"? is this warning important?
3. While modeling the transformers, how to extract the S-params from ASITIC? If the 2porttrans command can be used, then which two port does this command refer to?
Thank you,
Ruri
1. While using ASITIC to simulate inductors, when I turned on the eddy option, I kept getting the "round-off error" messages, why and how to solve this problem?
2. Why do I get the warning messages of "KCL violation"? is this warning important?
3. While modeling the transformers, how to extract the S-params from ASITIC? If the 2porttrans command can be used, then which two port does this command refer to?
Thank you,
Ruri
- ASITIC Balun/Transformer Creation
- Parasitic Capacitance of the Isolation Resistor of a Wilkinson combiner
- Parasitic extraction of CNTs and GNRs.
- [Moved]: ASITIC Dielectric Layer Tangent Loss
- Why Parasitic Inductance of Cadence Capacitor Varies Very Little with Its Size
- How to calculate parasitic resistance and capacitance of an inductor theoretically