biasing networks for Internally Matched Power FETs
By DC tracing, you can get the Vds for your amplifier. You can trace the V-I curve using either simulator or some GRIB controlled power subpply. Vgs is determined by class of operation of the amplifeir and/or maximum Ids.
Do you have any example for this? The datasheets have gived the Vds and Ids,but with Vpmax , Vpmin and Vptyp,but I still don't know how to consider value of Vgs....................can you tell me how to?
best regards!
If you have a FET model , ( a good model) youcan use ADS to do DC tracing. if you dont have, you need two power supply, ampmeters and votlmeters. (all with labview interface or something that you can use computer controll). Connect a DC supply to Gate and a DC supply to Drain with an ampmeter. Then, you very Vgs at the DC Gate supply and vary Vds at the DC Drain Supply, plot the VI cure. If you use labview, you can automate this process and see a nice V-I curve in your computer.
Thank a lot,but I havn't much experience. I have to design a PA of C-and, I try to use Power GaAs IMFETs,but I don't know how to consider the gate bias Vgs.(The Vdd is given in the datasheet)
Can you give me an example for this?
best regards!
Please see the diagram
thank you very much!