微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > Low phase noise PLL multiplier

Low phase noise PLL multiplier

时间:04-11 整理:3721RD 点击:
I'm looking for an off-shelf programmable (through I2C or SPI) PLL with low phase noise such as -100dBc/Hz at 10kHz.
Can anyone suggest one?

Also how do to relate dBc/Hz spec. to jitter in pico-second?

integrate the phase noise can get the phase error ,then multiply the cycle.

Hi
Achieving -100dBc @10kHz is not a problem at 800 MHz.
I used in the past TSA5060 (Philips), LV2105 (Sanyo),
working at 433 or 868 MHz. (LV2105 via a doubler)
My experience is the VCO is the limiting factor still.
From above only the Philips one is I2C, the others have a 3 wire bus.
All are quite cheap since they are used in big qty's.

rgds

:D

Thank multanova51 for the information.

The Sanyo datasheet didn't specify output jitter information.
How do I tell if it meets the requirement?
The Philips device is a PLL? Why is it taking RF inputs?

What I need is a programmable PLL that has phase jitter <+/-10ps.
Can these two devices deliver the clock I need?
Are there other choices?

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top