微波EDA网,见证研发工程师的成长!
首页 > 研发问答 > 微波和射频技术 > 天线设计和射频技术 > seeding random number generator in veriloga

seeding random number generator in veriloga

时间:04-10 整理:3721RD 点击:
How we choose the value of seed, of random number generator and how it affects?

Does this number play any role, besides specify a determistic start point? What if I chose seed=111?

I have attached one sample code from this website, why author chose seed=286, not other number?

module osc2 (out);

output out; voltage out; // output signal
parameter real freq=1 from (0:inf); // output frequency
parameter real vl=-1; // high output voltage
parameter real vh=1; // low output voltage
parameter real tt=0.01/freq from (0:inf); // transition time of output
parameter real jitter=0 from [0:0.1/freq); // white period jitter
integer n, seed;
real next, dT;

analog begin
@(initial_step) begin
seed = 286;
next = 0.5/freq + Sabstime;
end
@(timer(next)) begin
n = !n;
dT = jitter*Srdist_normal(seed,0,1);
next = next + 0.5/freq + `M_SQRT1_2*dT;
end
V(out) <+ transition(n ? vh : vl, 0, tt);
end
endmodule

Copyright © 2017-2020 微波EDA网 版权所有

网站地图

Top